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Abstract—We describe a new channel model suitable in certain
applications, namely the multi-input multi-output (MIMO) dele-
tion channel. This channel models the scenarios where multiple
transmitters and receivers suffering from synchronization errors
are employed. We then consider a coding scheme over such
channels based on a serial concatenation of a low-density parity
check (LDPC) code, a marker code and a layered space-time
code. We design two detectors operating at the bit level which
jointly achieve synchronization for the deletion channel (with the
help of the marker code) and detection for the MIMO channel.
Utilizing the proposed detector together with an LDPC code
with powerful error-correction capabilities, we demonstrate that
reliable transmission over a MIMO deletion channel is feasible.
Index Terms—MIMO, deletion channel, marker codes, LDPC
codes.
I. INTRODUCTION
CHANNELS with synchronization errors due to the mis-matches between the transmitter and receiver clocks can
be modeled using bit drop-outs (deletions) and insertions [1].
There has been significant work to understand such chan-
nels for over fifty years including capacity upper and lower
bound computations [2]–[4], and practical channel coding
schemes [5], [6]. The previous works in the literature focus
exclusively on the case where there is a single transmitter
and a single receiver. On the other hand there are many
applications in which multiple-transmit and multiple-receive
elements are employed [7]. The main objective of this letter is
to bring about a new channel modeling synchronization errors
by also considering possible mismatches between different
transmit and receive element pairs, and to consider a practical
channel coding solution that can be employed for reliable
communication. Specific focus is on the case of deletion type
synchronization errors (i.e., the MIMO deletion channel) with
the understanding that incorporation of insertion type errors is
also possible in a similar manner.
The MIMO deletion channel model we advocate is moti-
vated by some practical digital communications applications,
e.g., multitrack bit-patterned media recoding (BPMR) sys-
tems [8], [9]. In this recording technology, the medium is
prepatterned with magnetically stable (small) islands which
suffer from imperfect synchronization. Furthermore, synchro-
nization of the islands in the parallel tracks are not guar-
anteed. During the writing process, the signals are recorded
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in multiple tracks and synchronization errors occur due to
possible imperfect alignment between the write head and
the magnetic islands [10]. Assume that there are M heads
reading N tracks simultaneously, yielding an N ×M MIMO
channel. Combining the errors occurring in the write and read
processes, a multitrack BPMR system can be viewed as the
cascade of a deletion channel and an N×M MIMO channel. A
different example of the MIMO deletion channel can be given
in the context of wireless sensor networks. In a wireless sensor
network, due to the power consumption constraints and other
hardware limitations [11], perfect synchronization may not be
feasible among different sensor nodes. When multiple sensors
communicate simultaneously (over a multiple access chan-
nel) with one or more receivers, each transmitted sequence
may experience deletion events independently from the other
transmissions, and the corresponding channel model becomes
a MIMO channel with deletion errors. More precisely, the
resulting channel would be an asynchronous multiple access
channel; however, to avoid complications related to the multi-
user communications setting, we focus only on the centralized
scenario with mismatched transmitters and receivers.
We consider an N ×M MIMO channel with independent
and identically distributed (i.i.d.) deletion errors. Specifically,
during transmission, symbols may be deleted independently of
each other (both spatially and temporally). This model is an
extension of the i.i.d. deletion channel model for the single-
input single-output communications scenario considered in
various papers in the literature (see [2]). We further consider
modulated symbols (using binary phase shift keying (BPSK))
and the effects of the electronic noise at the receiver(s). To
communicate reliably over the MIMO deletion channel, we
adopt a coding scheme, which is a serial concatenation of
an LDPC code, a marker code [6] and a layered space-time
code, and design two channel detectors. At the receiver, a bit-
level maximum-a-posteriori (MAP) detector is deployed which
jointly achieves synchronization for the deletion channel and
detection for the MIMO channel. The resulting soft informa-
tion is then fed to the message passing decoder (for the LDPC
code). We also propose an alternative detector exploring the
idea of interference cancellation (IC) which enables a layer-
by-layer detection, and therefore, existing synchronization
algorithms (such as the one in [6]) can be directly utilized.
The letter is organized as follows. The system model
including the specific channel model and the coding scheme
is described in Section II. In Section III, two different channel
detectors are proposed. Simulation results are provided in
Section IV, and concluding remarks are given in Section V.
II. SYSTEM MODEL
In this section, we describe the details of the MIMO deletion
channel, focusing, particularly, on the case of N = 2 and
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Fig. 1. Channel model.
M = 2 with the stipulation that extensions to arbitrary N,M
are straightforward. The channel model, shown in Fig. 1, is
the concatenation of a deletion channel with a 2 × 2 MIMO
channel. The deletion channel is a standard i.i.d. deletion
channel with symbol deletion probability Pd. For the MIMO
channel, if the transmitted sequence is x, the received signal
is given by y = A · x, where
A =
[
1 α
α 1
]
(1)
whose ij-th entry is the channel gain from the j-th transmitter
to the i-th receiver. The matrix A is assumed to be determin-
istic and symmetric for simplicity. For instance, the coefficient
α could represent the amount of intertrack interference (ITI)
in a magnetic recording channel.
As for the proposed channel coding solution, we adopt a
concatenated coding scheme similar to the one in [6], which
consists of the interleaved serial concatenation of an outer
LDPC code with an inner marker code and a layered space-
time code. Specifically, the information bits are first encoded
by an LDPC code, then marker bits are periodically inserted,
e.g., by inserting a two-bit marker “01” after every 10 LDPC-
coded bits. Assume that the resulting bit sequence is of length
T . This sequence is first modulated using BPSK, i.e., xT1 =
{xk}Tk=1, and then converted into two parallel subsequences,
each with length T/2. Due to the i.i.d. deletions, random
symbols get deleted resulting in a total number of R1 symbols
in the first subsequence xˆ1 and R2 symbols in the second
subsequence xˆ2, where R1 and R2 are random variables (both
binomial with parameters T/2 and Pd). The received signals
at the two receive elements are
y1 = xˆ1 + αxˆ2 + z1, y2 = αxˆ1 + xˆ2 + z2, (2)
where z1, z2 are independent white Gaussian noise sequences
with zero mean and variance σ2. Note that xˆ1 and xˆ2 may be
of different lengths, i.e., R1 = R2, therefore, we define their
vector sum as
if a+b = c , then ck =
⎧⎪⎨
⎪⎩
ak + bk if k ≤ min(|a|, |b|)
ak if |b| < k ≤ |a|
bk if |a| < k ≤ |b|
,
where k and | · | represent the element index and the length
of the vector, respectively.
III. DETECTION ALGORITHMS FOR MIMO CHANNELS
WITH DELETIONS
At the receiver side, a soft-output channel detection al-
gorithm is first executed to re-gain synchronization in the
received sequence and after being deinterleaved, the soft infor-
mation is fed to the outer decoder, which generates estimates
(i, j)
(i+1, j)
(i, j+1)
n-1 n
(i+1,  j+1)
x1,n+i ,x2,n+j/y1,n = x1,n+i +αx2,n+j+z1,n
                   y2,n = αx1,n+i +x2,n+j+z2,n
x1,n+i+1 ,x2,n+j/y1,n = x1,n+i+1 +αx2,n+j+z1,n
                      y2,n = αx1,n+i+1 +x2,n+j+z2,n
x1,n+i ,x2,n+j+1/y1,n = x1,n+i +αx2,n+j+1+z1,n
                      y2,n = αx1,n+i +x2,n+j+1+z2,n
x1,n+i+1 ,x2,n+j+1/y1,n = x1,n+i+1 +αx2,n+j+1+z1,n
                         y2,n = αx1,n+i+1 +x2,n+j+1+z2,n
Fig. 2. Example of state transitions on the trellis diagram.
of the information bits via a message passing algorithm. In this
section, we propose two solutions for the channel detection
algorithm at the bit level, which generates soft information
on the transmitted bits, i.e., the log-likelihood ratio (LLR)
log
{
P (xk=1|y1,y2)
P (xk=−1|y1,y2)
}
for k ∈ {1, . . . , T }. The first one is
the MAP detector, which jointly achieves synchronization and
channel detection. The second one provides a low-complexity
alternative, which utilizes the idea of interference cancellation.
A. Joint MAP Detection Algorithm
The joint MAP detector generates soft information for all
the LPDC-coded bits based on the received signals y1 =
[y1,1, y1,2, . . . , y1,R] and y2 = [y2,1, y2,2, . . . , y2,R], where
R = max(R1, R2). Similar to the general forward backward
algorithm (FBA) [12], we define the state of the trellis to be
sn = (d1,n, d2,n), where di,n denotes the total number of
deletions for the i-th stream of bits at time n (i.e., by the time
the n-th symbol in yi is received), i = 1, 2. An example of
state transitions is shown in Fig. 2.
Defining YR1 =
[
y1
y2
]
, we first express the forward and
backward quantities as
αn(sn) = P
(
sn = (d1,n, d2,n),Y
n
1
)
, (3)
βn(sn) = P
(
YRn+1|sn = (d1,n, d2,n)
)
, (4)
which can be calculated by means of the following recursion:
αn(sn) =
∑
sn−1
P
(
sn−1 = (d1,n−1, d2,n−1), sn,Y
n−1
1 ,Yn
)
=
∑
sn−1
P
(
sn,Yn|sn−1 = (d1,n−1, d2,n−1)
)
αn−1(sn−1),
(5)
βn(sn) =
∑
sn+1
P
(
Yn+1,Y
R
n+2, sn+1 = (d1,n+1, d2,n+1)|sn
)
=
∑
sn+1
P
(
sn+1 = (d1,n+1, d2,n+1),Yn+1|sn
)
βn+1(sn+1),
(6)
where Yn = [y1,n, y2,n]T is the n-th column in Y. By
exploiting the “frame synchronization” assumption [6], the
forward recursion can be initialized by setting
α0(s0) =
{
1, if s0 = (0, 0),
0, else. (7)
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Similarly for the backward recursion, we have
βR(sR) =
{
1, if sR = (T/2−R1, T/2− R2),
0, else. (8)
Define γn(sn−1, sn) = P (sn,Yn|sn−1), where sn =
(d1,n, d2,n) and sn−1 = (d1,n−1, d2,n−1). It is straightforward
to show that
γn(sn−1, sn) = P (Yn|sn−1, sn)P (sn|sn−1), (9)
where
P (sn|sn−1) = P d1,n+d2,n−d1,n−1−d2,n−1d (1− Pd)2, (10)
if d1,n ≥ d1,n−1, d2,n ≥ d2,n−1, and 0 otherwise. Also
P
(
Yn|sn−1, sn
)
=
∑
i,j=±1
P (Yn|x1,n+d1,n = i, x2,n+d2,n = j)
· P (x1,n+d1,n = i)P (x2,n+d2,n = j)
=
1
2πσ2
∑
i,j=±1
exp
{
− (y1,n − (i+ αj))
2
2σ2
}
P1(i)
· exp
{
− (y2,n − (αi + j))
2
2σ2
}
P2(j). (11)
where P1(i) = P (x1,n+d1,n = i) and P2(j) = P (x2,n+d2,n =
j). They are equal to 0 or 1 for the marker bits and 0.5 for
the LDPC-coded bits.
Having the forward and backward quantities, it is easy to
show the following equations:
P (YR1 |xk) =
∑
sn
∑
sn−1
αn−1(sn−1)P (sn|sn−1)
· P (Yn|sn−1, sn, xk)βn(sn), (12)
where n = k− d, d = dn,2 if k > T2 and d = dn,1 otherwise.
Also, we have
P (Yn|sn−1, sn, xk)
=
⎧⎪⎪⎪⎪⎪⎪⎪⎪⎪⎪⎪⎨
⎪⎪⎪⎪⎪⎪⎪⎪⎪⎪⎪⎩
1
2πσ2
∑
i=±1
exp
{
− (y1,n − (i+ αxk))
2
2σ2
}
· exp
{
− (y2,n − (αi + xk))
2
2σ2
}
P1(i)
, if k > T2 ,
1
2πσ2
∑
i=±1
exp
{
− (y1,n − (xk + αi))
2
2σ2
}
· exp
{
− (y2,n − (αxk + i))
2
2σ2
}
P2(i)
, else.
After obtaining P (YR1 |xk), we can compute the LLR
log
{
P (xk=1|YR1 )
P (xk=−1|YR1 )
}
(assuming equally likely LDPC-coded
bits).
B. Separate Detection with Interference Cancellation
In order to apply IC with iterative decoding, the system
model is slightly different from the previous case. Instead of
choosing one LDPC code and a serial-to-parallel converter, we
select two LDPC codes with the same length to be transmitted
as the two parallel bit streams. Two IC schemes are considered,
as described in detail below.
1) IC with non-decoded bits: Using the QR decomposi-
tion [7], we can write the received sequences as
YR1 =
[
1 α
α 1
]
·
[
xˆ1
xˆ2
]
+
[
z1
z2
]
= QR
[
xˆ1
xˆ2
]
+
[
z1
z2
]
,
(13)
where R is a 2× 2 upper triangular matrix and Q is a 2× 2
unitary matrix with QHQ = I2.
Let us left-multiply YR1 with QH , which gives
Yˆ = QHYR1 = R ·
[
xˆ1
xˆ2
]
+ Zˆ, (14)
where Zˆ = QH
[
z1
z2
]
. Since R is an upper triangular matrix,
the second row in Yˆ, yˆ2, solely consists of the transmitted
sequence from the second layer. Therefore, the MAP detection
algorithm in [6] can be directly applied to generate the soft
information for the outer LDPC decoder1.
For the first bit stream, an estimate of xˆ2 (as a hard decision)
is first made based on yˆ2. Then, it is multiplied by the off-
diagonal coefficient α and subtracted from y1. If all the
decisions on xˆ2 are correctly made, the interference from
the second stream is cancelled out and the same decoding
procedure as in [6] can be performed.
2) IC with decoded bits: The interference cancellation
scheme in the previous subsection does not utilize the error-
correction capability offered by the outer LDPC decoder. In
the following, we consider an IC scheme where the LDPC
decoder is integrated into the process.
Let x˜2 be the final LDPC decoding output of the coded
bits transmitted as the second stream, and LLR(x2) be the
vector of the corresponding log-likelihood ratios generated by
the MAP detector. We group x˜2 into consecutive blocks, each
consisting of all the LDPC-coded bits between two adjacent
markers. The blocks of bits with successful transmissions,
i.e., when no deletions occur, are marked “good”, while the
remaining blocks of bits are determined to be “contaminated”
by deletions and are not used in the IC process. The positions
of deletion errors can be found by identifying when the LLR
values are close to zero, e.g., by obtaining the average of
absolute values of the LLRs for each block and making a
decision on the presence of deletion errors by comparing
this value to a pre-determined threshold. Recall that without
deletion errors, the mean of the absolute LLR value is 2/σ2,
and therefore, we set the threshold to be η · 2/σ2, where
0 < η < 1. The positions of these blocks in the received
sequence are then estimated as [5]
kˆ = argmax
k
αn(k)βn(k), (15)
where αn(k) and βn(k) are the forward/backward quantities
defined in the FBA in [6]2, n is the index of the last bit of
the previous block in the transmitted sequence and k is the
index of the corresponding received bit. Finally, the sequence
to be subtracted from y1 is generated by substituting the bits
in the hard decision of xˆ2 with the “good” bits from x˜2 (the
starting positions are estimated using (15)).
1A slight change in the algorithm is needed, since [6] only considers
substitution-type errors instead of additive white Gaussian noise.
2The definitions are different from the ones in Section III-A.
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Fig. 3. Error rate performance with various Pd, α and marker code rate.
When x˜1 is obtained, this information can also be utilized
to cancel the interference for the second bit stream. The same
procedure follows and iterative decoding between the first and
the second data streams can be performed.
IV. SIMULATION RESULTS
In this section, we consider an example of the proposed
coding scheme with the aim of demonstrating reliable commu-
nication through the MIMO deletion channel. In particular, we
utilize a (3001, 2000) LDPC code and two marker codes with
rates rM = 23/25 and 48/50, obtained by inserting a two-
bit marker “01” every 23 or 48 LDPC-coded bits. Utilizing
the joint detection algorithm, in Fig. 3, we plot the error-
rate performance for different Pd and α values, where the
signal-to-noise ratio (SNR) is set to be 1/σ2. It is clear
that when the deletion rate is high and the marker code
rate is not sufficiently low, there exists an error floor, which
indicates that deletion errors are not fully-corrected. When the
α value is decreased, e.g., the ITI from the adjacent track is
less severe, the performance improves dramatically. The last
comment is that when α = 0, the MIMO channel degrades to a
conventional additive white Gaussian noise (AWGN) channel
(as can be inferred from (2)), and the scheme offers the same
result as for the case of the cascade of an i.i.d. deletion channel
and an AWGN channel.
Fig. 4 compares the BER performance for different in-
terference cancellation schemes. We focus on the case of
Pd = 0.001 and rM = 48/50, and we set η = 0.6. There
is a noticeable gap between the joint detection algorithm in
Section III-A and the IC scheme in Section III-B1 (about 1dB
gap for the first layer and 1.5dB gap for the second layer).
We can narrow this gap by applying the scheme introduced
in Section III-B2. It is shown in the figure that, for this
example, the performance improves with further iterations
and the bit error rate finally converges to the result of using
the joint detection algorithm. However, we also observe an
error floor, which indicates existence of persistent errors when
determining the locations of deletions. This problem may be
alleviated by using a lower rate marker code at the expense
of a larger overhead.
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Fig. 4. Error rate performance for different IC schemes.
V. CONCLUSIONS
We have described a channel model suitable for applications
employing multiple transmit/receive elements with imperfect
synchronization, and considered channel coding (concatena-
tion of an LDPC code, a marker code and a layered space-
time code) and detection/decoding algorithms for this model.
We have developed two detection algorithms operating at the
bit level and studied their performance by several simulations.
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